shithub: riscv

Download patch

ref: 0f890140f25324aa076b10f146840f6d7dc85a3a
parent: d52f25ecdcf1dc8ee8d278c8da44159d82d8dd8f
author: Michael Forney <[email protected]>
date: Fri Mar 4 20:06:20 EST 2022

igfx: fix some typos in comments

--- a/sys/src/cmd/aux/vga/igfx.c
+++ b/sys/src/cmd/aux/vga/igfx.c
@@ -65,7 +65,7 @@
 	Reg	vss;		/* pipe/trans VSYNCSHIFT_x */
 
 	Reg	conf;		/* pipe/trans CONF_x */
-	Reg	chicken;	/* workarround register */
+	Reg	chicken;	/* workaround register */
 
 	Reg	dpctl;		/* TRANS_DP_CTL_x */
 
@@ -962,7 +962,7 @@
 	/* clear all but 27:28 frame start delay (initialized by bios) */
 	t->conf.v &= 3<<27;
 
-	/* tans/pipe enable */
+	/* trans/pipe enable */
 	t->conf.v |= 1<<31;
 
 	/* trans/pipe timing */
@@ -1384,7 +1384,7 @@
 		sleep(10);
 	}
 
-	/* workarround: set timing override bit */
+	/* workaround: set timing override bit */
 	csr(igfx, t->chicken.a, 0, 1<<31);
 
 	/* enable displayport transcoder */
@@ -1579,7 +1579,7 @@
 		if((rr(igfx, t->conf.a) & (1<<30)) == 0)
 			break;
 	}
-	/* workarround: clear timing override bit */
+	/* workaround: clear timing override bit */
 	csr(igfx, t->chicken.a, 1<<31, 0);
 
 	/* disable dpll  */