shithub: riscv

Info  •  Files  •  Log  •  Branches

7a: fix indexreg operations

--- a/sys/src/cmd/7a/lex.c

+++ b/sys/src/cmd/7a/lex.c

@@ -911,15 +911,6 @@

 		pc++;

 	if(pass == 1)

 		return;

-	if(g1->xreg != NREG) {

-		if(reg != NREG || g2->xreg != NREG)

-			yyerror("bad addressing modes");

-		reg = g1->xreg;

-	} else if(g2->xreg != NREG) {

-		if(reg != NREG)

-			yyerror("bad addressing modes");

-		reg = g2->xreg;

-	}

 	do{

 		sf = outsim(g1);

 		st = outsim(g2);