ref: bbc01d697db5dab5aaad0ad9c9065224aba3dd91
parent: e93625550dc0beb8b455246e20690ba90d2bbd04
author: Sigrid Solveig Haflínudóttir <[email protected]>
date: Sun Apr 23 20:34:02 EDT 2023
imx8: add vpu clocks and irq indices, correct a typo (no functional change)
--- a/sys/src/9/imx8/ccm.c
+++ b/sys/src/9/imx8/ccm.c
@@ -878,7 +878,7 @@
{ "sim_main.cm4clk", ARM_M4_CLK_ROOT },
{ "sim_main.enetclk", ENET_AXI_CLK_ROOT, 64 },
{ "sim_main.mainclk", MAIN_AXI_CLK_ROOT, 66 },
- { "sim_main,mainclk_r", MAIN_AXI_CLK_ROOT, 66 },
+ { "sim_main.mainclk_r", MAIN_AXI_CLK_ROOT, 66 },
{ "sim_main.per_mclk", AHB_CLK_ROOT, 65 },
{ "sim_main.per_sclk", AHB_CLK_ROOT, 67 },
{ "sim_main.usdhcclk", NAND_USDHC_BUS_CLK_ROOT, 65 },
@@ -963,6 +963,10 @@
{ "wdog3.ipg_clk", WDOG_CLK_ROOT, 85 },
{ "wdog3.ipg_clk_s", WDOG_CLK_ROOT, 85 },
+
+ { "vpu_g1.clk", VPU_G1_CLK_ROOT, 86 },
+ { "vpu_g2.clk", VPU_G2_CLK_ROOT, 90 },
+ { "vpu_dec.clk", VPU_BUS_CLK_ROOT, 99 },
{ 0 }
};
--- a/sys/src/9/imx8/io.h
+++ b/sys/src/9/imx8/io.h
@@ -8,6 +8,8 @@
IRQcntpns = PPI+14,
IRQlcdif = SPI+5,
+ IRQvpug1 = SPI+7,
+ IRQvpug2 = SPI+8,
IRQusdhc1 = SPI+22,
IRQusdhc2 = SPI+23,